We recently demonstrated that Mott memristors, two-terminal devices that exhibit threshold switching via an insulator to conductor phase transition, can serve as the active components necessary to build a neuristor, a biomimetic threshold spiking device. Here we extend those results to demonstrate, in simulation, neuristor-based circuits capable of performing general Boolean logic operations. We additionally show that these components can be used to construct a one-dimensional cellular automaton, rule 137, previously proven to be universal. This proof-of-principle shows that localized phase transitions can perform spiking computation, which is of particular interest for neuromorphic hardware.
Introduction
Two-terminal metal-insulator-metal devices for which the insulator exhibits a Mott transition above room temperature are known to exhibit reversible, volatile, current-driven conductance switching. This phenomenon has been discovered and re-discovered a number of times over the past 50 years [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] and is known in the literature by various names, including current-controlled negative differential resistance (CC-NDR), threshold switching and memory-less switching. Recently, we showed [11] that these devices can be accurately modeled using Chua's canonical memristive system framework [12] . Although we have previously utilized some of the historical names for such devices, we introduced the term 'Mott memristors' since it is more succinct, physically descriptive and better reflects the current understanding of their switching mechanism. Several key properties of Mott memristors make them interesting candidates for applications in nanoelectronics: favorable switching speeds and energies [11] , 4F 2 scalability, and thin film processing that enables their application in hybrid circuits [13] and on arbitrary substrates.
Although Mott memristors can be nonvolatile under a limited range of ambient temperatures [14, 15] , promising technological utility comes from local activity [16] in their volatile operating regime, i.e. when the ambient temperature is significantly below their phase transition temperature. This local activity can be exploited to fabricate a neuristor [17] , a biologically inspired device that exhibits all-or-nothing spiking of an action potential, a bifurcation threshold to a continuous spiking regime, signal gain and a refractory period. In this work, we present models and simulation results showing that the spiking behavior of neuristors can be used to form the components necessary for a Turing machine [18] . This provides a proof-of-principle that a collection of localized electronic phase transitions can be used for universal computing. This demonstration yields potentially practical building blocks for neuristor-based integrated circuits that do not include transistors.
We utilized an accurate neuristor model validated against experimental results to simulate a realizable nanoelectronic implementation of the neuristor logic components originally proposed by Wilamowski [19] . We then employed these components to design and simulate an implementation of the rule 137 binary one-dimensional cellular automaton (CA), a system known to be computationally universal [20, 21] . Neuristor symbol (top left) with its detailed internal circuitry, including two locally active channels each with a load resistor, capacitor and locally active memristor (R L , C and M), and an output stage (R Out and C Out ). The DC voltages applied to each channel power the neuristor and enable signal gain, and are implicit in the neuristor symbol as for other active elements.
Neuristor design and properties
The neuristor was originally conceptualized by Crane [22] over 50 years ago as a device to emulate a biological neuron by generating a voltage spike upon sufficient excitation. The original intent was to build Boolean logic circuits with such devices, but the overwhelming success of transistor integrated circuits dampened the enthusiasm for neuristors. With the recent realization of a nanoscale-memristor based neuristor [17] , the possibility has emerged of utilizing them in applications including transistor-free logic in thin film circuits as well as augmenting CMOS circuits in hybrid silicon-nanodevice architectures [13] . The neuristor used in this work, shown schematically in figure 1, is composed of two Mott memristors, three resistors and three capacitors. Each memristor is biased with a positive or negative DC voltage and, in conjunction with a parallel capacitor, acts as a switchable dynamic conduction channel that can deliver power to the central core from the power lines. The coupling resistors between channels act to stabilize the circuit when it is inactive and the parallel RC output stage acts to couple signals between neuristors.
The detailed operation of a single neuristor was outlined previously [17] , but is summarized here for convenience (referring to figure 1). When there is no signal incident at the input, the neuristor is at rest and the input and output nodes sit at a constant midpoint potential between +V DC and V DC . Upon positive excitation at the input, capacitor C 1 charges further and, if the excitation exceeds a sharp threshold, memristor M 1 is driven to its conductive state by Joule heating through the phase transition [11] . Subsequently, the core depolarizes (drops in voltage towards V DC ), further charging capacitor C 2 . Memristor M 2 is then driven to its conductive state and the core hyperpolarizes towards +V DC . The end result is a spike generated through the output stage, which may be coupled to one or more receiving neuristors. After a spike is initiated, there is a refractory period during which the neuristor returns to its rest state and temporarily cannot be re-activated. As shown below, the connections between neuristors can be engineered to create components for logic circuits. The silicon devices most comparable in terms of functionality to neuristors are threshold logic gates [23] .
Unless explicitly mentioned below, all neuristors simulated in this work have identical characteristics for the memristors, resistors and capacitors. The memristor model used in the simulations has been reported previously [17] , where it was shown to accurately reproduce measurements of experimental devices. We have included a list of the parameters and memristor equations as supplementary materials (available at stacks.iop.org/Nano/24/384002/mmedia) for the sake of completeness of this communication. The simulations were performed with LTSPICE.
Logic component design and simulation
The digital logic components here are adapted from Wilamowski's [19] scheme for neuristor logic rather than Crane's original proposal [22] . Since neuristors are dynamic threshold spiking devices, the logic design is based on the existence, interpreted as logical '1', or absence, logical '0', of a spike at the input of a gate within a specific time window. The neuristor cannot interpret a static input and cannot latch a state, so component-to-component synchrony through parallel pathways is key for successfully designing a logic circuit. Long-term memory can be constructed with storage rings or feedback pathways [19] , but for this work was not necessary. There are two types of components that we cover in this section, relative input timing insensitive (RITI) and relative input timing sensitive (RITS), for which the coincidence of the inputs is critical for appropriate operation. Even for RITI components, global synchrony of parallel logic pathways is still critical.
Buffer/delay
The simplest RITI component is the buffer, which propagates an above-threshold input spike to the output node, with the symbol shown in figure 2(a). It is constructed, shown schematically in figure 2(b), by placing X neuristors in series. The buffer can be used to amplify the signal at the input from the threshold excitation amplitude to the characteristic output signal of a given neuristor. This may be necessary in cases where neuristors interface with some other type of circuitry, such as a sensor or a lossy transmission line. Since each neuristor has a characteristic propagation time, ⌧ , the buffer also acts as a unity gain delay and is used here to maintain synchrony through otherwise asynchronous parallel logic pathways. The characteristic input/output relationship for the buffer is shown in figure 2(c) for X = 3, showing a forward propagation time of 3⌧ ⇡ 300 ns. Figure 2 (c) also shows that neuristors can sustain backward propagation if an appropriate depolarization spike is incident on the output node. While this may be useful for some applications, such as recurrent neural networks, the CA discussed later uses unidirectional logic flow and thus requires a symmetry breaking element to ensure only forward propagation.
Rectifier
The next RITI component, the rectifier for which the symbol is shown in figure 2(d) , is designed to enforce the requirement of forward-only propagation. The rectifier is constructed, as shown in the schematic of figure 2(e), with a bifurcating pathway that is combined back to a receiving neuristor through two coupling resistors that dampen the signal, which prevents the output neuristor from exciting the two middle neuristors if a backward pulse is incident upon its output. The rectifier is essentially a series connection of a 1-to-2 fan out followed by a 2-input AND gate. Figure 2(f) shows the characteristic propagation properties; the forward pulse is propagated with a delay time of 3⌧ ⇡ 300 ns, while the backward pulse is quenched.
Fan-out
The fan-out RITI element is required to route a signal from one input to multiple, Y, outputs. Since this operation requires a Y-fold increase in signal power, it demonstrates the gain possible from a series connection of neuristors. The symbol and schematic for the fan out are shown in figures 2(g) and (h), respectively, and demonstrate the relatively simple structure: a transmitting neuristor sends a signal to Y = 3 receiving neuristors. The input resistance of R L1 of the receiving neuristors must be decreased so that the receivers trigger more easily, but the receivers are otherwise identical to the standard neuristors discussed above. We note that the 1-to-2 fan out of the rectifier did not need to have its input resistance lowered: this adjustment is only necessary when driving more than two receiving neuristors. Figure 2 (i) shows a time series simulation of a 1-to-3 fan out and demonstrates the ability of neuristors to perform signal routing with amplification.
OR gate
The final RITI component is the Z-input logical OR gate, for which the symbol and schematics are shown in figures 2(j) and (k). The schematic shows that the OR gate is essentially a fan-in. As shown by the time series simulation in figure 2(l) , the OR gate functions by routing a signal incident on any one of the inputs to the output neuristor, regardless of the number of inputs that are active. The other RITI components are input time insensitive for a clear reason: there is only one input. The In the case of the 3-input AND gate simulated in (c), one of the three spikes can arrive between 175 ns early and 75 ns late relative to the other two and still trigger an output spike. The neuristor NOT gate (f) requires an assertion (ASRT) spike, which is propagated to the output neuristor unless it is inhibited by an input spike, thus outputting the opposite of the input spike (g). The input spike must arrive less than 275 ns earlier, and no later, than the assertion spike in order to inhibit an output (h).
OR gate is input time insensitive even with multiple inputs since the first incident spike will be routed immediately to the output, which in turn cannot be triggered for the remainder of its refractory period. Thus the OR gate ignores late spikes (as long as the latency is less than the refractory period).
AND gate
Time sensitivity is introduced with the AND gate because it requires multiple spikes to be incident within a time window in order to trigger the output. The symbol and schematic for a 3-input AND gate are shown respectively in figures 3(a) and (b). The AND gate is structured like an OR gate, but the input neuristors are weakly coupled to the receiving neuristor. The identical damping resistors are chosen such that (nearly) simultaneous spikes on all of the inputs are required to trigger the receiver, as demonstrated by the time series simulation shown in figure 3(c) . The AND gate can be generalized to a multiple input weighted threshold gate by utilizing different coupling resistances. The time sensitivity of spike arrival, shown in figure 3(d) , is critical for successful operation of the gate. The simulation shows that one of the three input spikes can be between 175 ns early or 75 ns late relative to the other two for proper output firing behavior.
NOT gate
The NOT gate, for which the symbol and schematic are shown in figures 3(e) and (f), respectively, is the second RITS gate and is necessary to implement the CA. Since neuristor logic is dynamic, the NOT gate requires two inputs rather than the single input for static logic. This is necessary because a spike must be produced at the output when the input is inactive, but the timing of that output spike needs to be clocked. Thus we use an assertion (ASRT) signal in addition to an input signal, and their relative input times are critical for successful operation. As shown in the schematic, we use a 'half neuristor' at the input, which is weakly coupled to the assertion signal and the receiving neuristor. The half-neuristor is simply a standard neuristor with M 2 replaced with a resistor R 2 . If a signal is incident on the half-neuristor, it pulls down its output node and lowers the amplitude of the ASRT signal sufficiently to inhibit activation of the receiver. However, if there is no activity on the input the ASRT signal can propagate freely to the receiver. The time series simulation of the NOT operation and its time sensitivity are shown in figures 3(g) and (h), respectively. The input signal can arrive up 275 ns before the ASRT signal and still successfully inhibit its propagation to the receiver, but it cannot arrive any later since the receiver will already have been triggered.
Rule 137 automaton design and simulation
We choose to use a binary one-dimensional cellular automaton to demonstrate the computational universality of neuristors, because the cells are simple to design and simulate and because the locality and periodicity of computation allows for straightforward extrapolation of simulation on a few cells to a general statement about universality. Our CA is a one-dimensional array of simple binary compute cells each of which possesses an update rule that, at each discrete time step, maps the state of a given cell to a new state based on its current state and those of its nearest neighbors. Formally, this mapping can be stated as:
for state s at time t, cell index i, rule index n and with s 2 {0, 1}. There are 256 possible rules F n based on this definition, and each rule has consequently been named according to its decimal index n in the set of these possible rules [21] . We are interested in the rules which, for specific initial conditions and sufficient lengths, can be used to evaluate any computable function. Rule 110 was conjectured by Wolfram [21] and ultimately proven by Cook [20] to be a universal CA. Here we implement rule 137, which is also universal, since it responds to three input sequences rather than the five for rule 110 and consequently requires less circuitry to implement. Both rules are enumerated in table 1 for comparison.
Rule 137 circuit implementation
We implemented rule 137 in a single cell with a decoder, schematically shown in figure 4(a) , to identify the active input codes ('000', '011' and '111') and subsequently output a Table 1 . The binary inputs and associated outputs that define one-dimensional CA rules 110 and 137: 110 is remapped into 137 by exchanging 0 and 1 in the inputs and outputs.
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spike to its output nodes. The input lines are wired as drawn from the appropriate cells, labeled by an index i, in order for the automaton to calculate the rule successfully. The first stage of the input is similar to a binary address decoder in which the code and its complement are fed to an array of AND gates. This requires that each input be first fed into a 1-2 fan out that branches to a complement code branch with a NOT gate and a code branch with a delay, which keep the pathways synchronous. Since this circuit requires a NOT gate, an ASRT line must be used that effectively acts as a cell clock. These six pathways are then fanned out or delayed further according to how many 1's or 0's each input needs for recognition of the active codes. This results in nine pathways, one for each digit in the entire active code set. These are then fed into three 3-input AND gates, which discriminate whether or not an active code was input, and then an OR gate that is activated if any of the active codes were input. This OR gate thus outputs the completed evaluation of rule 137, which is then fed through a rectifier and fanned out to three output nodes. The node at the center of the cell, just after the rectifier, is connected to external circuitry that is used to read the cell state for each cycle with a voltage probe as well as inject current to set the initial state of a cell. The rectifier is used at this node to prevent backward propagation of spikes when the initial condition is set with external circuitry.
Rule 137 simulation results
The operation of a single rule 137 cell based on neuristor logic is included as figure 5 . The cell responds as designed: it outputs a spike for each of the active input codes and is inactive for each of the other codes. There is a cell propagation time of T = 1.3 µs for the signal to propagate completely from the input nodes to the output. The cumulative propagation time for each stage of the cell, indicated at the bottom of figure 4(a) , is equivalent to a total of 13 neuristor propagation time constants, or 13⌧ . These results are consistent with the single-cell propagation time of ⌧ ⇡ 100 ns simulated for a single buffer.
We then simulated a six-cell rule 137 CA with periodic boundary conditions according to the wiring configuration shown in the schematic in figure 4(b) . The initial condition used was simple and intended to demonstrate proper functionality of the automaton: the first cell was active while the rest were inactive. Subsequent states of each cell were read by the external voltage probe described above. The results of the simulation, shown in figure 6 as a spike time series (a) and a space-time pattern (b), indicate that the state of the automaton evolved as expected for this rule and initial condition, returning to its initial state after nine cell propagation periods, 9 T. Although this particular six-cell automaton is too short to be useful, extending the array sufficiently will endow universality, which provides a proof-of-principal demonstration that neuristor logic is capable of universal computation.
Conclusions
We designed and simulated a set of components that implement digital logic utilizing an experimentally accurate model of a neuristor built from Mott memristors. We used these components to construct a six-cell rule 137 cellular automaton, which operated successfully in simulation, thus proving that neuristors form a universal basis set for computation. While this result is of fundamental interest, such a CA is not practical for general purpose computation. Nevertheless, spiking neuristors should find viable applications in computing schemes that are better matched to emulations of neural processing. More specifically, neuristors could enable massively parallel biologically inspired computing architectures based on threshold spiking, hardware cortical simulators or even implantable electronic interfaces. Since compute cells in such architectures are typically simple and follow a periodic structure with localized rules, they should be robust to device variation and failures. In nearer term applications, neuristors could be integrated directly on top of CMOS circuits for use in hybrid logic systems as well as enhanced signal routing/multiplexing in the metal layers. Since the key physical mechanism for switching in the neuristor is an electronic phase transition, this work provides a framework for performing computations with other types of phase transitions.
